Optimal combined word-length allocation and architectural synthesis of digital signal processing circuits

Title:	Optimal combined word-length allocation and architectural synthesis of digital signal processing circuits
Authors:	Caffarena, G Constantinides, GA Cheung, PYK Carreras, C Nieto-Taladriz, O
Item Type:	Journal Article
Content Version:	Published version
Issue Date:	1-May-2006
Citation:	IEEE T CIRCUITS-II Vol.( 53 ) No.( 5 ) pp 339 - 343
URI:	http://hdl.handle.net/10044/1/685
Publisher Link:	http://dx.doi.org/10.1109/TCSII.2005.862175
DOI:	10.1109/TCSII.2005.862175
ISSN:	1057-7130
Start Page:	339
End Page:	343
Copyright Statement:	©2006 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Volume:	53
Appears in Collections:	Circuits and Systems