Modeling of glitch effects in FPGA based arithmetic circuits

Title:	Modeling of glitch effects in FPGA based arithmetic circuits
Authors:	Gaffar, AA Clarke, JA Constantinides, GA
Item Type:	Conference Paper
Content Version:	Published version
Issue Date:	1-Jan-2006
URI:	http://hdl.handle.net/10044/1/1120
Publisher Link:	http://dx.doi.org/10.1109/FPT.2006.270345
Presented At:	5th IEEE International Conference on Field Programmable Technology
Start Page:	349
End Page:	352
Copyright Statement:	© 2006 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Appears in Collections:	Circuits and Systems