Repository logo
  • Log In
    Log in via Symplectic to deposit your publication(s).
Repository logo
  • Communities & Collections
  • Research Outputs
  • Statistics
  • Log In
    Log in via Symplectic to deposit your publication(s).
  1. Home
  2. Faculty of Engineering
  3. Faculty of Engineering
  4. A fully passive selectorless ReRAM array
 
  • Details
A fully passive selectorless ReRAM array
File(s)
final.pdf.pdf (1.19 MB)
Accepted version
Author(s)
Alshaya, Abdulaziz
Malik, Adil
Mifsud, Andrea
Papavassiliou, Christos
Type
Conference Paper
Abstract
The memristor is a revolutionary passive device that has gained popularity in recent years as a possible contender for next-generation nonvolatile memory and analogue computing. This work presents a passive selectorless memristive memory crossbar array. It presents a 16x16 array with a one capacitor and one memristor (1CIR) core cell. The 1CIR configuration is a promising memory structure because of its high density, lower power consumption, faster speed, and more importantly the monotonic relationship between the charges on the capacitor and the memristance. Data readout in this work is carried out by an 8-bit time to digital converter. Results show that the 1C1R structure can successfully store 1-bit of information by splitting the resistance of the memristor (memristance) into two states of 10.07KΩ (bit 1) and 3.38 MΩ (bit 0). The total area of the proposed array is 0.4 mm 2 in a SkyWater130nm CMOS technology.
Date Issued
2024-01-31
Date Acceptance
2023-08-01
Citation
2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS), 2024, pp.341-345
URI
http://hdl.handle.net/10044/1/112734
URL
http://dx.doi.org/10.1109/mwscas57524.2023.10406076
DOI
https://www.dx.doi.org/10.1109/mwscas57524.2023.10406076
Publisher
IEEE
Start Page
341
End Page
345
Journal / Book Title
2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)
Copyright Statement
Copyright © 2024 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
Identifier
http://dx.doi.org/10.1109/mwscas57524.2023.10406076
Source
2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)
Publication Status
Published
Start Date
2023-08-06
Finish Date
2023-08-09
Coverage Spatial
Tempe, AZ, USA
About
Spiral Depositing with Spiral Publishing with Spiral Symplectic
Contact us
Open access team Report an issue
Other Services
Scholarly Communications Library Services
logo

Imperial College London

South Kensington Campus

London SW7 2AZ, UK

tel: +44 (0)20 7589 5111

Accessibility Modern slavery statement Cookie Policy

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Cookie settings
  • Privacy policy
  • End User Agreement
  • Send Feedback