Optimizing logarithmic arithmetic on FPGAs

File Description SizeFormat 
optlns.pdfPublished version300.52 kBAdobe PDFView/Open
Title: Optimizing logarithmic arithmetic on FPGAs
Authors: Fu, H
Mencer, O
Luk, W
Item Type: Conference Paper
Editors: Pocek KL, Buell D
Issue Date: 1-Jan-2007
URI: http://hdl.handle.net/10044/1/5934
Publisher Link: http://dx.doi.org/10.1109/FCCM.2007.26
ISBN: 978-0-7695-2940-0
Publisher: IEEE COMPUTER SOC
Presented At: 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Published Proceedings: FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS
Start Page: 163
End Page: 172
Copyright Statement: © 2007 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Conference Location: Napa, CA
Appears in Collections:Visual Information Processing



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Creative Commonsx