A 0.45V Continuous Time-Domain Filter using Asynchronous Oscillator Structures

Lieuwe B. Leene† †, Timothy G. Constandinou† †
† Department of Electrical and Electronic Engineering, Imperial College London, SW7 2BT, UK
* Centre for Bio-Inspired Technology, Institute of Biomedical Engineering, Imperial College London, SW7 2AZ, UK
Email: {lieuwe.leene11, t.constandinou}@imperial.ac.uk

Abstract—This paper presents a novel oscillator based filter structure for processing time-domain signals with linear dynamics that extensively uses digital logic by construction. Such a mixed signal topology is a key component for allowing efficient processing of asynchronous time encoded signals that does not necessitate external clocking. A miniaturized primitive is introduced as analogue time-domain memory that can be modelled, synthesized, and incorporated in closed loop mixed signal accelerators to realize more complex linear or non-linear computational systems. This is contextualized by demonstrating a compact low power filter operating at 0.45 V in 65 nm CMOS. Simulation results are presented showing an excess of 50 dB dynamic range with a FOM of 7 fJ/pole which promises an order of magnitude improvement on state-of-the-art filters in nanometre CMOS.

Index Terms—Mixed signal, VCO, Time-domain filter, Asynchronous logic, Energy-efficient computation, Continuous-time digital.

I. INTRODUCTION

The challenges for advancing digital devices and energy constrained computation no longer exhibit the coherent virtues dictated by Moore’s Law [1]. Instead current research is driven to find new solutions inspired by the natural world for solving problems that are dissonant with today’s computational paradigm. This has led to the re-emergence of processing in the analogue domain as accelerator to the digital framework [2]. Motivated by the fact that when tailored to a specific computational problem analogue efficiency can be vastly superior to its digital equivalent [3] [4]. However there remain many challenges that prevent a clear advantage for such architectures in practice. Current state-of-the-art demands fully integrated SOCs in nanometre CMOS for a cost effective solution. This substantially degrades analogue performance in addition to the difficulty in miniaturizing analogue elements. More importantly analogue tends to drastically lose fidelity for near threshold supply voltages which is an essential aspect to ultra low power digital systems [5]. To address such challenges oscillator based topologies have been proposed in association with a new computational paradigm [6] [7]. There are two critical advantages that such an approach can leverage. The first is that the signals pertaining to these systems are digital in nature where the information is encoded with respect to the timing between logical events equivalent to clock edges. This implies that a single binary bit stream can represent multiple bits of information artificially increasing the density of CMOS interconnect. Moreover such signals allow them selves to be manipulated by standard logic gates and asynchronous digital controllers for very rich yet highly efficient signal control [8]. The second aspect is that voltage controlled oscillators suffer very little performance degradation from aggressive technology scaling or poor transistor characteristics. In fact the perpetual improvement \( f_T \) increases the maximum temporal resolution achievable using time-domain quantizers for unparalleled dynamic range.

In an effort to explore the potential of such a modality this work considers the use of oscillator structures for processing neural activity in extension to a previously developed oscillator based instrumentation system in [9]. As implantable brain machine interfaces present one of the most demanding applications for realizing power efficient structures that acquire and classify neural activity to treat neurophysiological disorders. The ring oscillator concept shown in Fig. 1. This oscillator plays the role of analogue memory by retaining a state in the phase domain. A transconductive element adjusts the phase subject to the digital control signals. The digital logic dictates the overall response of the structure by using single or multiple phases of the oscillator. This presents negative feedback that stabilizes the operation of the system by rejecting frequency off-sets and noisy aggressors external to the circuit. As will be demonstrated this closed loop dynamic has true analogue aliasing properties due to the nature of VCO based integration. This implies that any logical approximations that induce errors or distortion at high frequency can be rejected. This paper is organized as follows. The basic aspects of the filter architecture is introduced in Sec. II. This is followed by the circuit level implementation that is detailed in Sec. III. Sec. IV
II. RING OSCILLATOR BASED FILTER

A first order realization of this Ring Oscillator based Filter (ROF) is presented in Fig. 2. This simpler structure will allow the discussion to give insight the elementary operation. Here the digital signals D and Q are pulse width modulated (PWM) encoded time domain signals and are typically not modulated using the same carrier frequency. In essence a digital adder injects current into the oscillator such that the phase recedes or advances with respect another local oscillator by comparing the two pulse width components of D & Q. By using a differential structure the phase can be encoded as self referenced timing events that do not require global frequency synchronization to decode phase information. It is also important to note this structure differs characteristically from classic literature examples [10] but remain very useful for analysis. This discrepancy arises from sub-threshold and current starved operation of the oscillator which implies that the conduction phases of the NMOS and PMOS transistors for each inverter are non-overlapping. In a general sense however the output voltage $V_{out}$ of the structure is often modelled as:

$$V_{out}(t) = A(t) \cdot f [\omega_0 t + \phi(t)]$$

(1)

$$\phi(t) = \int_{-\infty}^{\infty} h_{\phi}(t, \tau) i(\tau) \, d\tau = \int_{-\infty}^{t} \Gamma(\omega_0, \tau) i(\tau) \, d\tau$$

(2)

In Eq. 1 A and $\phi$ represent the amplitude and phase state variables of the system as a function of time. $f$ describes the limit cycle of the oscillation that captures the non-linearities of $V_{out}$ as a function of phase. Our primary interest lies with Eq. 2 which captures the dependency of phase with respect to the impulse response $h_{\phi}$ and the cyclo stationary impulse sensitivity function ($ISF$) $\Gamma$. $\Gamma$ is evaluated with respect to a specific small signal source. This dependency is what gives rise to the inherent integral behaviour of oscillators where parasitics diminish the integration constant but will not effect the ideal loop gain of the circuit. The transconductance $Gm$ is introduced to translate the digital output to currents injected into the oscillator represented by $I_{\Delta}$. The resulting behaviour can be summarized in the s-domain by assuming $\Gamma_{Gm}$ is approximately independent of the phase [11]:

$$H_{\phi}(s) = \frac{1}{s} \frac{Gm}{2\pi q_{max}} \quad \text{where} \quad q_{max} = NV_R C_T$$

(3)

$$V_R = V_{th} + \eta U_T \ln \left( \frac{2I_B}{2\eta U_T^2 \mu C_{ox} L} \right)$$

(4)

Fig. 2. Proposed Single pole ROF structure where $V_R$ represents the only analogue node in the system.

Fig. 3. Impulse sensitivity function for a 5-stage ring oscillator with respect to the bias current and NMOS/PMOS contributions from all stages together.

Fig. 4. Proposed two-pole ROF structure with the digital output Q represented by K PWM phases for reduced analogue distortion.

In Eq. 3 N, $V_R$, and $C_T$ represent the number of inverter stages, voltage across the oscillator, and total capacitance seen as load to each gate in the oscillator. Note $q_{max}$ physically represents the total charge that is dissipated each period which implies a frequency of oscillation in terms of $f_{osc}=I_B/q_{max}$. For simplicity the carrier mobility $\mu$ and $V_{th}$ for both PMOS and NMOS are taken as equivalent such that their conductivity is equal. In practice $W$ must be adjusted to compensate this difference but will typically lead to improved supply noise rejection. Fig. 3 shows the phase dependency of $\Gamma$ with respect to $I_B$ and constituent NMOS & PMOS devices of all gates together for a 5 stage ring oscillator. Although $H_{\phi}$ due to $I_B$ exhibits some dependency with respect to phase it is well estimated by Eq. 3. The phase information is extracted using an XOR gate which has a gain of $1/\pi$.

Although the first order structure has very low complexity the drawback is that the bandwidth is directly related to the frequency of oscillation when $H_{\phi}$ is put into feedback. This coupling is undesirable for two reasons. The first is from a noise perspective which is that for a fixed frequency decreasing $I_{\Delta}$ increases the input-referred noise power (e^2n) of this circuit approximately as $(U_T I_B/I_{\Delta})^2$ which may become very pronounced. This forces the structure to dissipate excessive amounts of power to maintain adequate dynamic range. The second aspect is that the capability to control the oscillator frequency independent of loop bandwidth is useful to adjusting digital power dissipation and its interaction with other system blocks.

For this reason the second order structure is introduced in Fig. 4. This has equivalent characteristics to that of a miller compensated amplifier where the switched current loads into a capacitor across a high gain stage which is realized by the first order structure. As a result noise/bandwidth and
oscillator characteristics are decoupled by being represented through two different capacitors $C_L$ and $C_T$. The additional consideration required here is that the digital feedback $Q$ over $C_L$ can cause large signal swings on the gate of $M_B$ degrading transconductive linearity. Generally if $M_B$ is also in sub threshold operation its input range is limited to $2U_T$ before excessive distortion is introduced. However capacitively coupling $M$ phases of $Q$ in parallel the quantization levels are reduced to $V_{DD}/M$. Each phase is simply represented by taking more taps from the ring oscillator in parallel. Moreover if $M$ is chosen proportional to $V_{DD}/2U_T$ this structure actually reduces complexity and improves efficiency as the supply voltage decreases. Note that for high frequency operation the switched current DAC exhibit poor switching dynamics due to the reduced supply voltage. In such a case it is sufficient to replace this block with parallel resistors equivalent to active RC integrators. As such it may be expected that this configuration implies the 3dB frequency equivalent to $f_{3dB}=I_B/\pi \Delta CL$ where $C_L$ is approximated as $U_T kT/e^2_n$ to match the required noise levels. In extension the oscillator spurs can be set to match this noise floor by considering the filter response and quantizer level dependency such that $f_{osc}>f_{3dB}$ for a first order system.

III. CIRCUIT IMPLEMENTATION

The presented implementation realizes a 0.45 V second order ROF using commercially available TSMC 65 nm CMOS LP MS RF technology (1P9M_6X1Z1U_RDL). Fig. 5 shows transistor level implementation of the transconductor and oscillator structure that retains the phase state of the system. Here a bias current is simply switched differentially into the capacitive load while $M_{1,2}$ provide common mode feedback. The transistors $M_{3,4}$ realize a current mirror that biases the ring oscillators proportionally to $I_B$. The control switches $S_{A}/S_{C}/S_{B}$ correspond to $+/1/0/-1$ transconductive gains that realize a 1.5 bit current DAC. The oscillators are floating in the middle the supplies due to $M_5$ which has its body connected to source. This improves the switching behaviour of the proceeding XOR gate by providing good high/low voltage levels while also reducing the noise coupling from ground/substrate if the oscillator is allowed to use isolated P/N-wells. The capacitor $C_L$ is split into 11 MIM fringe capacitors for a total of 100 fF load on each terminal.

Fig. 6. Boolean operator used that allows a unity gain configuration of the ROF.

The digital logic used to realize unity gain feedback is presented in Fig. 6. Three out of the 11 phases are used in the feedback logic for demonstration. Typically this number of phases is directly related to the frequencies of $D & Q$ or their intermodulation products that will introduce spurs outside of the filter bandwidth. Increasing the number of phases used reduces distortion components while increasing the effective carrier frequencies. This can and should be reconfigurable in addition to tuning $I_B$ to accommodate the typical process variability for transistor characteristics. While other types of phase detectors beside the XOR gate can be used it is important to realize its impact on distortion due to the finite bandwidth of digital gates. The XOR realization guarantees that for near zero input $Q$ will exhibit the smallest bandwidth requirement due to its 50% duty cycle which gradually increases as the phase difference approaches 0 or $\pi$.

IV. SIMULATION RESULTS

In practice the primary difficulty with time domain structures is their associated simulation effort because the bandwidth of operation is many orders larger than the signals of interest. For this reason the analytic model is also presented to perform behavioural simulations and guide the design effort. The results presented here are based on transient noise simulations using industry provided PSP models for completeness. Fig. 7 shows these simulation results where a 1 kHz PWM encoded input signal is driving the system at 95% of the full input range. $V_R$ shows the oscillator providing capacitive feedback on the miller integration node while the phase difference of the two ring oscillators tracks the pulse width of the input. Fig. 9 presents the frequency content when three of the phases are summed together and Fig. 8 shows the oscillator phase difference as a function of time. The 56 dB THD shown is critically related to the current DAC characteristics near the cut-off frequency as it not adequately shaped by the integration loop which is challenging to enhance with limited voltage overhead. Table I compares the performance presented here using a figure of merit defined where $\text{SINAD}_{\text{MAX}}$ is the maximum signal to noise and distortion ratio as: $\text{FOM} = \text{Power}/(N_{\text{poles}}, \text{BW} \text{ SINAD}_{\text{MAX}})$.

ACKNOWLEDGEMENT

This work was supported by EPSRC grants EP/K015060/1 and EP/M020975/1.
The model and implementation of a oscillator based filter has been demonstrated to complement that of FIR structures [14] for asynchronous time domain structures. High linearity is demonstrated at full input dynamic range while operating with a 0.45 V supply voltage. The extensive use of digital logic in its construction allows highly synthesizable oscillator based computing for future ultra low power systems in nanometre CMOS. Preliminary simulation result indicates a FOM of 7.4 fJ/pole for the 6 kHz bandwidth which is a substantial improvement over previous time-domain implementations. While it remains to be seen if the efficiency can be maintained in more complex systems the proposed topology shows much promise for ultra low power systems. Moreover we expect that both the first & second order primitives proposed here will find many other applications like ΔΣ ADCs due to its simplicity and flexibility towards process parameters for low voltage operation.

**REFERENCES**


### TABLE I

**PERFORMANCE SUMMARY AND COMPARISON WITH STATE OF THE ART**

<table>
<thead>
<tr>
<th>Specification</th>
<th>This Work</th>
<th>[6]</th>
<th>[12]</th>
<th>[13]</th>
</tr>
</thead>
<tbody>
<tr>
<td>modality</td>
<td>Time</td>
<td>Time</td>
<td>Volt.</td>
<td>Volt.</td>
</tr>
<tr>
<td>Order</td>
<td>1</td>
<td>4</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>Technology</td>
<td>65nm</td>
<td>90nm</td>
<td>0.5μ</td>
<td>0.5μ</td>
</tr>
<tr>
<td>Supply [V]</td>
<td>0.45</td>
<td>0.55</td>
<td>3.3</td>
<td>1.8</td>
</tr>
<tr>
<td>Supply [A]</td>
<td>35n</td>
<td>5.3m</td>
<td>1.4m</td>
<td>2m</td>
</tr>
<tr>
<td>Bandwidth [Hz]</td>
<td>6k</td>
<td>7M</td>
<td>1.5M</td>
<td>500k</td>
</tr>
<tr>
<td>SINAD [dB]</td>
<td>52</td>
<td>61</td>
<td>60</td>
<td>65</td>
</tr>
<tr>
<td>FoM [fJ]</td>
<td>7.4*</td>
<td>93</td>
<td>1026</td>
<td>1350</td>
</tr>
<tr>
<td>Area [mm²]</td>
<td>0.001</td>
<td>0.29</td>
<td>2.2</td>
<td>0.68</td>
</tr>
</tbody>
</table>

* Estimated based on simulation results.