Self-aligned organic field-effect transistors on plastic with picofarad overlap capacitances and megahertz operating frequencies


View online: http://dx.doi.org/10.1063/1.4939045
View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/108/2?ver=pdfcov
Published by the AIP Publishing

Articles you may be interested in

Nanochannel effect in polymer nanowire transistor with highly aligned polymer chains

High-performance, low-operating voltage, and solution-processable organic field-effect transistor with silk fibroin as the gate dielectric

Operational stability enhancement of low-voltage organic field-effect transistors based on bilayer polymer dielectrics

Low-operating voltage and stable organic field-effect transistors with poly (methyl methacrylate) gate dielectric solution deposited from a high dipole moment solvent

Application of nanoimprinting technology to organic field-effect transistors
Appl. Phys. Lett. 96, 083305 (2010); 10.1063/1.3328100
Self-aligned organic field-effect transistors on plastic with picofarad overlap capacitances and megahertz operating frequencies

S. G. Higgins,1,a) B. V. O. Muir,1,2 G. Dell’Erba,3,4 A. Perinot,3 M. Caironi,3 and A. J. Campbell1,2b)

1Department of Physics and the Centre for Plastic Electronics, Imperial College London, South Kensington Campus, London SW7 2AZ, United Kingdom
2Department of Chemistry and the Centre for Plastic Electronics, Imperial College London, South Kensington Campus, London SW7 2AZ, United Kingdom
3Center for Nano Science and Technology @ PoliMi, Istituto Italiano di Tecnologia, Via Pascoli 7013, 20133 Milano, Italy
4Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Piazza Leonardo da Vinci, 32, 20133 Milano, Italy

(Received 6 August 2015; accepted 15 December 2015; published online 12 January 2016)

Understanding and characterising the switching frequency of organic field-effect transistors (OFETs) is critical for furthering the adoption of printed electronics into practical circuit applications. While high field-effect mobilities are an important figure-of-merit for assessing the performance of OFETs, equally important are the dynamic characteristics of devices. These are a function not only of mobility but also of intrinsic capacitances.1,2 High capacitances reduce the maximum switching speed that can be achieved in OFETs, limiting their application to low-frequency operation such as display switching (e.g., on the order of 100 Hz). High-frequency radio-frequency identification (HF RFID) is a clear target market for organic electronics, thanks to the potential of printed processes to undercut the high cost of attaching silicon chips to RFID antennas.3 However, the industry-standard operating frequency of 13.56 MHz far exceeds the switching properties of the majority of reported devices.4,5 This is in part due to a lack of focus on AC performance—most devices are not characterised in the AC domain—and as a result fabrication techniques such as large-area shadow-masked contacts are used that yield devices with inherently large overlap capacitances. Hence, it is highly important and relevant that alternative fabrication pathways and characterisation techniques are developed that contribute to this missing narrative. Here, we demonstrate the advantages of designing and fabricating OFETs from the ground-up with an explicit focus on switching performance.

In our approach, we focus on combining the best aspects of multiple fabrication technologies. We have previously reported on how ultraviolet nanoimprint lithography (UV-NIL) can be used to pattern sub-micron channel length devices on plastic substrates.6 Smaller channel lengths reduce the transit time for carriers and hence increase the switching frequency.7,8 We utilise a self-aligned process, whereby the patterned gate defines the spacing of the source-drain electrodes.9,10 This minimises the overlap of gate-source and gate-drain electrodes that ultimately limit the device performance. The bottom-gate bottom-contact OFET architecture used here is summarised in Figure 1, indicating the relevant overlap and channel length dimensions.

The ultimate target for organic electronics is a roll-to-roll manufacturing paradigm, yielding low-cost, high throughput manufacturing of circuits, which cannot be achieved with existing silicon-based electronics.11 Hence, we attempt to use roll-to-roll compatible processing whenever possible. Here, we use gravure printing as an alternative to photolithography to pattern the OFET dielectric layer. We have previously demonstrated how gravure printing allows the high-speed patterning of arrays of dielectric pads on plastic substrates over a large area.12,13 In this study, a gravure printer (Labratester, Norbert Schläfi Maschinen) was used to pattern a proprietary dielectric formulation (GSID 938109–1, BASF),14,15 and compared to equivalent photolithographically patterned (MJB3, Süss) layers.
Finally, we use inkjet-printing (Dimatix DMP2800, Fujifilm) to deposit two high-performance organic semiconductors,\textsuperscript{16} the donor-acceptor copolymers diketopyrrolopyrrole-thieno[3,2-b]thiophene (DPPT-TT),\textsuperscript{17} and poly([N,N\textsuperscript{0}-bis(2-octyldodecyl)-naphthalene-1,4,5,8-bis(dicarboximide)-2,6-diyl]-alt-5,5\textsuperscript{0}-(2,2\textsuperscript{0}-bithiophene)) (P(NDI\textsubscript{2}OD-T\textsubscript{2})).\textsuperscript{18} The chemical structures of both are shown in Figure 1. While both exhibit some ambipolar character, our devices were biased to favour the predominant p-type (DPPT-TT) and n-type (P(NDI\textsubscript{2}OD-T\textsubscript{2})) behaviour of these materials. After printing, the substrates were annealed overnight on a hotplate at 120 °C in a nitrogen glovebox.

Three architecture variants were fabricated in this work: (1) photolithographically (PL) patterned gates, PL patterned dielectric; (2) nanoimprint (NIL) patterned gates, PL patterned dielectric; and (3) NIL patterned gates, gravure printed dielectric. For each architecture, DPPT-TT and P(NDI\textsubscript{2}OD-T\textsubscript{2}) OFETs were inkjet printed on adjacent devices on the same substrate, to minimise device-device variation and consistent with the ultimate aim to use these devices in complementary circuits.

Figure 2 shows micrographs of the fabricated devices. The self-aligned architecture was verified using focused ion-beam scanning electron microscopy (FIB-SEM) (Helios Nanolab, FEI), whereby a cross-section through the substrate is milled by irradiation with gallium ions. Note in order to achieve this, sputtered gold and platinum are deposited onto the region of interest pre-milling, and these layers are also visible in the micrograph. Sub-micron NIL patterned channel lengths of $L \approx 0.7$–0.8 μm and PL patterned channel lengths of $L \approx 3.8$ μm were measured. Optical microscopy was used to determine channel widths of $W = 5.4 \pm 0.01$ μm for PL and $W = 5.0 \pm 0.01$ μm for NIL patterned gates (full details shown in Table SI in the supplementary material).\textsuperscript{19} Self-aligned overlaps of less than $X_{OL} \leq 210$ nm were measured across all substrates.

Cross-polarised microscopy of inkjet printed semiconductors revealed no evidence of birefringence, suggesting a predominantly amorphous layer of DPPT-TT. This is consistent with previous reports,\textsuperscript{12} where significant crystallinity was observed after annealing at 320 °C—much higher than the 120 °C we use to avoid irreversible deformation of our plastic substrate. Interestingly, we did observe evidence of birefringence (and hence possibly preferential crystallinity) in P(NDI\textsubscript{2}OD-T\textsubscript{2}), which was correlated with print direction. During printing, the inkjet nozzle was rastered from left-right, top-bottom, as looking at the optical micrographs in Figure 2. This is consistent with previous reports of the influence of long range order on charge transport,\textsuperscript{20} and semicrystalline face-on π-stacking in P(NDI\textsubscript{2}OD-T\textsubscript{2}).\textsuperscript{21,22}

OFETs were biased in the transdiode regime ($V_{DS} = V_{GS}$) and a frequency modulated voltage $v_{GS}(f)$ superimposed on the DC gate bias.\textsuperscript{6} By measuring the decoupled AC component of the current at both source and drain electrodes ($i_{DS}^f$, $i_{DS}^f$), we determine the admittance of the OFET in response to an AC signal, as shown in Figure 3. For this, we
used a network analyser (Agilent 5061B) and a high bandwidth transimpedance amplifier (Femto DHCPA-100) with a gain of $2 \times 10^3 \, \text{V A}^{-1}$ (see Figure S2 in the supplementary material for a schematic of this setup). The transconductance region was fitted between $0.5 \, \text{kHz} < f < 7.3 \, \text{kHz}$; the capacitance limited region was fitted between $3.5 \, \text{MHz} < f < 6.6 \, \text{MHz}$ (details of these regions are discussed below). Deviations at $f < 500 \, \text{Hz}$ and $f > 7 \, \text{MHz}$ are artefacts of the measurement setup.

Figure 3 shows an example of the admittance measurements performed to determine the limit of switching behaviour in our OFETs. In order to interpret these plots, we consider first how the gate-drain ($X_D$) and gate-source ($X_S$) overlaps effectively form parallel plate capacitors with the gate dielectric layer. This capacitance is proportional to the length of the overlap, $C_{OL} \propto X_{OL}$. Figure 1(c) illustrates the impact of these capacitors on the small signal AC behaviour of the OFET. As shown in Figure 1(c) we note that the effective drain and source currents ($i_{D}, i_{S}$, respectively) comprise both channel and capacitive current contributions. It can be shown that these additional current pathways yield two operating regimes in the OFET, as described by Equation 1 (shown for the drain electrode case and where $j = (-1)^{0.5}$).

$$i_{D} = i_D - i_{G.D}, \quad \text{(1a)}$$

$$= g_{M}V_{GS} - j2\pi f C_{GD} V_{GS}, \quad \text{(1b)}$$

$$= \begin{cases} g_{M}V_{GS} \text{ in the limit of small } f \\ 2\pi f C_{GD} V_{GS} \text{ in the limit of large } f \end{cases} \quad \text{(1c)}$$

For low frequency modulation of the gate bias, the effective drain current $i''_D$ is dictated by the channel transconductance $g_M$. However, at high frequencies, the capacitive current contribution through the gate dielectric increases, ultimately dominating the output. In this regime, the gate modulation of the channel transconductance is dwarfed by parasitic capacitive current flow, and the transistor no longer acts as a current amplifier for the input signal.

Figure 4 summarises the measurements of different architecture and semiconductor variants. Devices show exceptionally low overlap capacitances in the range $C_{OL} < 1.2 \, \text{pF}$. This equates to channel-width normalised overlap capacitances in the range $(0.15 \pm 0.01) \, \text{pF mm}^{-1} < C^{\text{norm}}_{OL} < (0.23 \pm 0.01) \, \text{pF mm}^{-1}$, consistent with previous reports for self-aligned inkjet printed...
This is achieved irrespective of having a more complex, interdigitated channel design, demonstrating the benefits of our processing approach.

We note that in the case of gravure printed dielectric with p-type semiconductor $C_{OL} < 0.3 \text{ pF}$ was measured, but this was not reflected in the n-type device. In order to determine whether this low value can be expected, we consider how theoretically the total capacitance appearing at either electrode is a combination of both the geometric overlap capacitance and also a charge-induced channel capacitance ($C_{GS} = C_{OL} + C_{CH}$). The latter arises from the accumulation of charge in the channel while the device is on, forming an additional capacitance across the dielectric. The overlap capacitance can be estimated as $C_{OL} \approx WX_{OL}C_i$ yielding $C_{OL-\text{GRA}} \approx 0.24 \text{ pF}$ for the gravure printed dielectric (and $C_{OL-\text{PL}} \approx 0.16 \text{ pF}$ for PL-patterned dielectric). Similarly, in the transdiode regime, the channel contribution at the source can be estimated as $C_{CH-S} \approx 2/3WLC_i$, as a result of charge accumulation at that electrode. Conversely, the channel contribution at the drain is approximately zero, $C_{CH-D} \approx 0$, as a result of depletion of the semiconductor in this region. In the case of gravure printed dielectric, and NIL patterned gate, this yields a channel contribution of $C_{CH-S-\text{NIL}} \approx 0.8 \text{ pF}$, and hence total theoretical capacitances of $C_{GD} \approx 0.2 \text{ pF}$ and $C_{GS} \approx 1.0 \text{ pF}$. These approximations suggest that a measurement of $0.3 \text{ pF}$ is reasonable. It is most likely that localised modulation of the printed dielectric film thickness is responsible for the variation seen.

Interestingly, however, if we consider the remaining architecture permutations, we would still expect gate-source and gate-drain capacitances to be different, $C_{GS} \neq C_{GD}$. Considering that devices may not be fully operating in the transdiode regime (for example, due to high threshold voltages), the channel capacitance may be better modeled assuming a linear regime contribution $C_{CH} \approx 1/2WLC_i$ appearing at both electrodes. This yields estimates of $C_{GS} = C_{GD} \approx 2.1 \text{ pF}$ (PL gate, PL dielectric), $0.6 \text{ pF}$ (NIL gate, PL dielectric), and $1.1 \text{ pF}$ (NIL gate, gravure dielectric), which still deviate slightly from the observed values. We conclude that either the channel contribution is more complex than the model used here, or that other sources of variation are present. This is interesting, as we have previously observed the expected $C_{GS} > C_{GD}$ behaviour in our self-aligned architecture, but with a much shorter channel width ($W \approx 120 \mu\text{m}$), different semiconductor, semiconductor film thickness and non-interdigitated electrodes. This suggests the overlap and channel contributions may not scale linearly with $W$ as predicted, or again that other factors are influencing the capacitance.

Despite slight device-device variation in the extracted transconductances in Figure 4(b), a clear systematic shift is observed with the downscaling of the channel length. At $V_{GS} = 25 \text{ V}$ this corresponds to an average order of magnitude increase from $g_{PL} \approx 1 \mu\text{s}$ to $g_{NL} \approx 10 \mu\text{s}$ for both DPPT-TT and P(NDI2OD-T2) devices, consistent with the downscaling of channel length. This also concurs with observed shift in transconductance from the DC characteristics of these devices (see Figure S1 and Tables SII and SIII in the supplementary material). We also observed that the gate-drain and gate-source capacitances are voltage independent. The voltage-dependency observed in the NIL gate, gravure printed dielectric devices in Figure 4(a) cannot be deemed significant, as it becomes increasingly difficult to fit the capacitive regime in devices approaching 10 MHz (as limited by the coaxial probing used in the measurement setup).

The combination of the measurements in Figures 4(a) and 4(b) yields the drain and source cutoff frequencies shown in Figure 4(c). Equations (2) and (3) show the expressions used, where $f_D$, $f_S$, are the drain and source cutoff frequencies, respectively, and $g_D$ and $g_S$ are the transconductance values recorded during each measurement

$$f_D = \frac{g_D}{2\pi C_{GD}}, \quad (2)$$

$$f_S = \frac{g_S}{2\pi C_{GS}}. \quad (3)$$

For high cutoff frequencies, a combination of both high transconductance and low capacitance is desired. Peak performance was measured in devices with NIL-patterned gate, gravure printed dielectric and DPPT-TT and P(NDI2OD-T2) semiconductors, with $f_D = 5.5 \pm 0.2 \text{ MHz}$ and $f_S = 9.0 \pm 0.3 \text{ MHz}$ at $V_{GS} = 30 \text{ V}$, respectively (we note that the DPPT-TT device failed under bias during the 30 V drain measurement, hence 25 V is the highest recorded drain value).

While drain and source cutoff frequencies are useful indicators of device performance, the transition frequency (Equation 4) is a more complete and conservative figure of merit for assessing device performance, taking into account both $C_{GD}$ and $C_{GS}$ and giving a better indication of the actual performance achievable in a circuit application

$$f_T = \frac{g_M}{2\pi(C_{GD} + C_{GS})}. \quad (4)$$

Figure 4(d) shows the calculated transition frequencies with a peak value of $f_T = 3.3 \pm 0.2 \text{ MHz}$ at $V_{GS} = 30 \text{ V}$ measured for NIL-patterned gate, gravure printed dielectric and P(NDI2OD-T2) semiconductor. A summary of these results is shown in Table I. For transition frequency estimates an average of $g_D$ and $g_S$ is used to minimise any uncertainty in the two drain and source measurements. A comparison between the directly extracted transconductance compared to estimates derived from DC measurements is shown in Table SIII in the supplementary material. We note that using the

<table>
<thead>
<tr>
<th>Gate</th>
<th>Dielectric</th>
<th>OSC</th>
<th>$f_D$ (MHz)</th>
<th>$f_S$ (MHz)</th>
<th>$f_T$ (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PL</td>
<td>PL</td>
<td>p</td>
<td>0.5 ± 0.1</td>
<td>0.6 ± 0.1</td>
<td>0.3 ± 0.1</td>
</tr>
<tr>
<td>PL</td>
<td>PL</td>
<td>n</td>
<td>0.4 ± 0.1</td>
<td>0.5 ± 0.1</td>
<td>0.2 ± 0.1</td>
</tr>
<tr>
<td>NIL</td>
<td>PL</td>
<td>p</td>
<td>5.6 ± 0.2</td>
<td>2.9 ± 0.1</td>
<td>2.2 ± 0.1</td>
</tr>
<tr>
<td>NIL</td>
<td>PL</td>
<td>n</td>
<td>0.9 ± 0.1</td>
<td>1.2 ± 0.1</td>
<td>0.5 ± 0.1</td>
</tr>
<tr>
<td>NIL</td>
<td>GRA</td>
<td>p</td>
<td>4.6 ± 0.2a</td>
<td>9.0 ± 0.3</td>
<td>2.8 ± 0.2a</td>
</tr>
<tr>
<td>NIL</td>
<td>GRA</td>
<td>n</td>
<td>5.5 ± 0.2</td>
<td>8.0 ± 0.2</td>
<td>3.3 ± 0.2</td>
</tr>
</tbody>
</table>

$aV_{GS} = 25 \text{ V}$. 

This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to IP:
value of $g_M$ derived from the transfer characteristics in general underestimates $f_T$. We attribute this to the relatively low stability of the un-encapsulated devices, which were stored for a period of one day between DC and AC testing, as well as the additional uncertainty introduced by using two independent setups measurements to determine $f_T$ instead of our simpler approach.

We have shown the benefits of combining multiple fabrication technologies to yield multi-megahertz switching OFETs, as well as the importance of considering the AC frequency response of devices. The switching speed of our devices exceeds many state-of-the-art reports for OFETs on plastic.\textsuperscript{24,25} Self-alignment yielded very low geometric overlap between gate-drain and gate-source electrodes, as confirmed via FIB-SEM. This was verified by admittance measurements, revealing sub-pF capacitances. These gave exceptionally low channel-width normalised overlap capacitances, despite the fabrication challenge of fabricating large W/L ratio devices. Gravure printing (versus photo-patterning) the dielectric yields thinner layers at expense of some device-device variation, yielding an order of magnitude reduction in the overlap capacitance. Deviations from the predicted capacitances at both electrodes suggest that further refinement of the model of overlap and channel capacitance contributions may be required for these devices.

Finally, we note that measured capacitances were invariant with channel length, an indicator of reliable self-aligned processing, and that nanoimprint lithography patterned sub-micron gates yielded an order of magnitude boost in the observed channel transconductance, directly resulting in higher frequency cutoffs for these devices. Even when considering the more conservative transition frequency, megahertz operating frequencies are obtained.

S.G. Higgins was supported by the Engineering and Physical Sciences Research Council (EPSRC) under Grant No. EP/P505550/1. Parts of this work have also been supported by the European Commission’s 7th Framework Programme (FP7/2007-2013) under Grant Agreement No. 247978 (POLARIC). Work performed at IIT has been in part financially supported by the European Research Council (ERC) under the European Union’s Horizon 2020 research and innovation programme “HEROIC”, grant agreement 638059.

Open data statement: the underlying data supporting this publication is available at: http://dx.doi.org/10.5281/zenodo.35592.


\textsuperscript{19}See supplementary material at http://dx.doi.org/10.1063/1.4939045 for details of device DC characterisation data, and a schematic of the AC measurement setup.


