IRUS Total

Optimising and evaluating designs for reconfigurable hardware

File Description SizeFormat 
Becker-T-2011-PhD-Thesis.pdf3.84 MBAdobe PDFView/Open
Title: Optimising and evaluating designs for reconfigurable hardware
Authors: Becker, Tobias
Item Type: Thesis or dissertation
Abstract: Growing demand for computational performance, and the rising cost for chip design and manufacturing make reconfigurable hardware increasingly attractive for digital system implementation. Reconfigurable hardware, such as field-programmable gate arrays (FPGAs), can deliver performance through parallelism while also providing flexibility to enable application builders to reconfigure them. However, reconfigurable systems, particularly those involving run-time reconfiguration, are often developed in an ad-hoc manner. Such an approach usually results in low designer productivity and can lead to inefficient designs. This thesis covers three main achievements that address this situation. The first achievement is a model that captures design parameters of reconfigurable hardware and performance parameters of a given application domain. This model supports optimisations for several design metrics such as performance, area, and power consumption. The second achievement is a technique that enhances the relocatability of bitstreams for reconfigurable devices, taking into account heterogeneous resources. This method increases the flexibility of modules represented by these bitstreams while reducing configuration storage size and design compilation time. The third achievement is a technique to characterise the power consumption of FPGAs in different activity modes. This technique includes the evaluation of standby power and dedicated low-power modes, which are crucial in meeting the requirements for battery-based mobile devices.
Issue Date: 2011
Date Awarded: Jun-2011
URI: http://hdl.handle.net/10044/1/6936
DOI: https://doi.org/10.25560/6936
Supervisor: Luk, Wayne
Cheung, Peter
Sponsor/Funder: Xilinx and Nokia
Author: Becker, Tobias
Department: Computing
Publisher: Imperial College London
Qualification Level: Doctoral
Qualification Name: Doctor of Philosophy (PhD)
Appears in Collections:Computing PhD theses

Unless otherwise indicated, items in Spiral are protected by copyright and are licensed under a Creative Commons Attribution NonCommercial NoDerivatives License.

Creative Commons