IRUS Total

Architectures for function evaluation on FPGAs

File Description SizeFormat 
Architectures for function evaluation.pdfPublished version303.94 kBAdobe PDFView/Open
Title: Architectures for function evaluation on FPGAs
Authors: Sidahao, N
Constantinides, GA
Cheung, PY
Item Type: Conference Paper
Content Version: Published version
Issue Date: 1-Jan-2003
URI: http://hdl.handle.net/10044/1/687
Publisher Link: http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1206096
Presented At: IEEE International Symposium on Circuits and Systems
Start Page: 804
End Page: 807
Copyright Statement: © 2003 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Appears in Collections:Circuits and Systems