32-channel ultra-low-noise arbitrary signal generation platform for biopotential emulation

File Description SizeFormat 
2017_ISCAS_NeuralEmulator_Published.pdfFile embargoed until 01 January 100005.27 MBAdobe PDF    Request a copy
Title: 32-channel ultra-low-noise arbitrary signal generation platform for biopotential emulation
Authors: Haci, D
Liu, Y
Constandinou, TG
Item Type: Conference Paper
Abstract: This paper presents a multichannel, ultra-low-noise arbitrary signal generation platform for emulating a wide range of different biopotential signals (e.g. ECG, EEG, etc). This is intended for use in the test, measurement and demonstration of bioinstrumentation and medical devices that interface to electrode inputs. The system is organized in 3 key blocks for generating, processing and converting the digital data into a parallel high performance analogue output. These blocks consist of: (1) a Raspberry Pi 3 (RPi3) board; (2) a custom Field Programmable Gate Array (FPGA) board with low-power IGLOO Nano device; and (3) analogue board including the Digital-to-Analogue Converters (DACs) and output circuits. By implementing the system this way, good isolation can be achieved between the different power and signal domains. This mixed-signal architecture takes in a high bitrate SDIO (Secure Digital Input Output) stream, recodes and packetizes this to drive two multichannel DACs, with parallel analogue outputs that are then attenuated and filtered. The system achieves 32-parallel output channels each sampled at 48kS/s, with a 10kHz bandwidth, 110dB dynamic range and uV-level output noise.
Issue Date: 28-May-2017
Date of Acceptance: 17-Feb-2017
URI: http://hdl.handle.net/10044/1/46113
Publisher: IEEE
Start Page: 698
End Page: 701
Copyright Statement: This paper is embargoed until publication.
Sponsor/Funder: Engineering & Physical Science Research Council (EPSRC)
Wellcome Trust
Engineering & Physical Science Research Council (EPSRC)
Funder's Grant Number: EP/K015060/1
Conference Name: IEEE International Symposium on Circuits & Systems (ISCAS)
Publication Status: Accepted
Start Date: 2017-05-28
Finish Date: 2017-05-31
Conference Place: Baltimore, MD (USA)
Embargo Date: publication subject to indefinite embargo
Appears in Collections:Faculty of Engineering
Electrical and Electronic Engineering

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Creative Commonsx