IRUS Total

Low-complexity algorithms for automatic detection of sleep stages and events for use in wearable EEG systems

File Description SizeFormat 
Imtiaz-SA-2016-PhD-Thesis.pdfThesis4.49 MBAdobe PDFView/Open
Title: Low-complexity algorithms for automatic detection of sleep stages and events for use in wearable EEG systems
Authors: Imtiaz, Syed Anas
Item Type: Thesis or dissertation
Abstract: Objective: Diagnosis of sleep disorders is an expensive procedure that requires performing a sleep study, known as polysomnography (PSG), in a controlled environment. This study monitors the neural, eye and muscle activity of a patient using electroencephalogram (EEG), electrooculogram (EOG) and electromyogram (EMG) signals which are then scored in to different sleep stages. Home PSG is often cited as an alternative of clinical PSG to make it more accessible, however it still requires patients to use a cumbersome system with multiple recording channels that need to be precisely placed. This thesis proposes a wearable sleep staging system using a single channel of EEG. For realisation of such a system, this thesis presents novel features for REM sleep detection from EEG (normally detected using EMG/EOG), a low-complexity automatic sleep staging algorithm using a single EEG channel and its complete integrated circuit implementation. Methods: The difference between Spectral Edge Frequencies (SEF) at 95% and 50% in the 8-16 Hz frequency band is shown to have high discriminatory ability for detecting REM sleep stages. This feature, together with other spectral features from single-channel EEG are used with a set of decision trees controlled by a state machine for classification. The hardware for the complete algorithm is designed using low-power techniques and implemented on chip using 0.18μm process node technology. Results: The use of SEF features from one channel of EEG resulted in 83% of REM sleep epochs being correctly detected. The automatic sleep staging algorithm, based on contextually aware decision trees, resulted in an accuracy of up to 79% on a large dataset. Its hardware implementation, which is also the very first complete circuit level implementation of any sleep staging algorithm, resulted in an accuracy of 98.7% with great potential for use in fully wearable sleep systems.
Content Version: Open Access
Issue Date: Sep-2015
Date Awarded: Jan-2016
URI: http://hdl.handle.net/10044/1/29459
DOI: https://doi.org/10.25560/29459
Supervisor: Rodriguez-Villegas, Esther
Sponsor/Funder: European Research Council
Funder's Grant Number: 239749
Department: Electrical and Electronic Engineering
Publisher: Imperial College London
Qualification Level: Doctoral
Qualification Name: Doctor of Philosophy (PhD)
Appears in Collections:Electrical and Electronic Engineering PhD theses

Unless otherwise indicated, items in Spiral are protected by copyright and are licensed under a Creative Commons Attribution NonCommercial NoDerivatives License.

Creative Commons