IRUS Total

Optimising runtime reconfigurable designs for high performance applications

File Description SizeFormat 
Niu-X-2015-Phd-Thesis.pdfThesis9.32 MBAdobe PDFView/Open
Title: Optimising runtime reconfigurable designs for high performance applications
Authors: Niu, Xinyu
Item Type: Thesis or dissertation
Abstract: This thesis proposes novel optimisations for high performance runtime reconfigurable designs. For a reconfigurable design, the proposed approach investigates idle resources introduced by static design approaches, and exploits runtime reconfiguration to eliminate the inefficient resources. The approach covers the circuit level, the function level, and the system level. At the circuit level, a method is proposed for tuning reconfigurable designs with two analytical models: a resource model for computational and memory resources and memory bandwidth, and a performance model for estimating execution time. This method is applied to tuning implementations of finite-difference algorithms, optimising arithmetic operators and memory bandwidth based on algorithmic parameters, and eliminating idle resources by runtime reconfiguration. At the function level, a method is proposed to automatically identify and exploit runtime reconfiguration opportunities while optimising resource utilisation. The method is based on Reconfiguration Data Flow Graph, a new hierarchical graph structure enabling runtime reconfigurable designs to be synthesised in three steps: function analysis, configuration organisation, and runtime solution generation. At the system level, a method is proposed for optimising reconfigurable designs by dynamically adapting the designs to available runtime resources in a reconfigurable system. This method includes two steps: compile-time optimisation and runtime scaling, which enable efficient workload distribution, asynchronous communication scheduling, and domain-specific optimisations. It can be used in developing effective servers for high performance applications.
Content Version: Open Access
Issue Date: Jan-2015
Date Awarded: May-2015
URI: http://hdl.handle.net/10044/1/25401
DOI: https://doi.org/10.25560/25401
Supervisor: Luk, Wayne
Sponsor/Funder: Engineering and Physical Sciences Research Council
European Commision
Maxeler Technologies
Altera (Firm)
Xilinx (Firm)
Funder's Grant Number: UK EPSRC EP/I012036/1
European Union Seventh Framework Programme under Grant agreement number 287804, 248976 and 257906
Department: Computing
Publisher: Imperial College London
Qualification Level: Doctoral
Qualification Name: Doctor of Philosophy (PhD)
Appears in Collections:Computing PhD theses

Unless otherwise indicated, items in Spiral are protected by copyright and are licensed under a Creative Commons Attribution NonCommercial NoDerivatives License.

Creative Commons