Repository logo
  • Log In
    Log in via Symplectic to deposit your publication(s).
Repository logo
  • Communities & Collections
  • Research Outputs
  • Statistics
  • Log In
    Log in via Symplectic to deposit your publication(s).
  1. Home
  2. Faculty of Engineering
  3. Electrical and Electronic Engineering
  4. Electrical and Electronic Engineering
  5. Modulo scheduling with rational initiation intervals in custom hardware design
 
  • Details
Modulo scheduling with rational initiation intervals in custom hardware design
File(s)
Modulo Scheduling with Rational Initiation Intervals in Custom Hardware Designa.pdf (304.98 KB)
Accepted version
Author(s)
Sittel, Patrick
Wickerson, John
Kumm, Martin
Zipf, Peter
Type
Conference Paper
Abstract
In modulo scheduling, the number of clock cycles between successive inputs (theinitiation interval, II) is tradi-tionally aninteger, but in this paper, we explore the benefitsof allowing it to be a rational number. This rational II canbe interpreted as theaveragenumber of clock cycles betweensuccessive inputs. As the minimum rational II can be less thanthe minimum integer II, this translates to higher throughput. We formulate rational-II modulo scheduling as an integer linear programming (ILP) problem that is able to find latency-optimal schedules for a fixed rational II. We have applied our scheduler to a standard benchmark of hardware designs, and our resultsdemonstrate a significant speedup compared to state-of-the-artinteger-II and rational-II formulations.
Date Issued
2020-03-26
Date Acceptance
2019-09-03
Citation
2020, pp.1-6
URI
http://hdl.handle.net/10044/1/75009
URL
https://ieeexplore.ieee.org/abstract/document/9045616
DOI
https://www.dx.doi.org/10.1109/ASP-DAC47756.2020.9045616
Publisher
IEEE
Start Page
1
End Page
6
Copyright Statement
© 2020 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
Sponsor
Engineering & Physical Science Research Council (E
Identifier
https://ieeexplore.ieee.org/abstract/document/9045616
Grant Number
Ref: 542716
Source
Asia South Pacific Design Automation Conference (ASP-DAC)
Publication Status
Published
Start Date
2020-01-13
Finish Date
2020-01-16
Coverage Spatial
Beijing
Date Publish Online
2020-03-26
About
Spiral Depositing with Spiral Publishing with Spiral Symplectic
Contact us
Open access team Report an issue
Other Services
Scholarly Communications Library Services
logo

Imperial College London

South Kensington Campus

London SW7 2AZ, UK

tel: +44 (0)20 7589 5111

Accessibility Modern slavery statement Cookie Policy

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Cookie settings
  • Privacy policy
  • End User Agreement
  • Send Feedback