Repository logo
  • Log In
    Log in via Symplectic to deposit your publication(s).
Repository logo
  • Communities & Collections
  • Research Outputs
  • Statistics
  • Log In
    Log in via Symplectic to deposit your publication(s).
  1. Home
  2. Faculty of Engineering
  3. Faculty of Engineering
  4. An efficient and reconfigurable synchronous neuron model
 
  • Details
An efficient and reconfigurable synchronous neuron model
File(s)
Hamid_tcas2_SPIRAL.pdf (28.81 MB)
Accepted version
Author(s)
Soleimani, Hamid
Drakakis, EM
Type
Journal Article
Abstract
This brief presents a reconfigurable and efficient 2-D neuron model capable of extending to higher dimensions. The model is applied to the Izhikevich and FitzHugh-Nagumo neuron models as 2-D case studies and to the Hindmarsh-Rose model as a 3-D case study. Hardware synthesis and physical implementations show that the resulting circuits can reproduce neural dynamics with acceptable precision and considerably low hardware overhead compared to previously published piecewise linear models.
Date Issued
2018-01-01
Date Acceptance
2017-04-20
Citation
IEEE Transactions on Circuits and Systems II: Express Briefs, 2018, 65 (1), pp.91-95
URI
http://hdl.handle.net/10044/1/56641
DOI
https://www.dx.doi.org/10.1109/TCSII.2017.2697826
ISSN
1549-7747
Publisher
IEEE
Start Page
91
End Page
95
Journal / Book Title
IEEE Transactions on Circuits and Systems II: Express Briefs
Volume
65
Issue
1
Copyright Statement
© 2017 EU. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
Identifier
http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=WOS:000418867400019&DestLinkType=FullRecord&DestApp=ALL_WOS&UsrCustomerID=1ba7043ffcc86c417c072aa74d649202
Subjects
Science & Technology
Technology
Engineering, Electrical & Electronic
Engineering
Large scale simulation
spiking neural network
field programable gate array (FPGA)
synchronous cellular neuron model
IMPLEMENTATION
Publication Status
Published
Date Publish Online
2017-04-25
About
Spiral Depositing with Spiral Publishing with Spiral Symplectic
Contact us
Open access team Report an issue
Other Services
Scholarly Communications Library Services
logo

Imperial College London

South Kensington Campus

London SW7 2AZ, UK

tel: +44 (0)20 7589 5111

Accessibility Modern slavery statement Cookie Policy

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Cookie settings
  • Privacy policy
  • End User Agreement
  • Send Feedback