Design Optimisation of Front-End Neural Interfaces for Spike Sorting Systems
File(s)2013_ISCAS_SpikeSorting_HW_Tradeoffs_Camera.pdf (874.71 KB)
Accepted version
Author(s)
Barsakcioglu, DY
Eftekhar, A
Constandinou, TG
Type
Conference Paper
Abstract
This work investigates the impact of the analogue
front-end design (pre-amplifier, filter and converter) on spike sorting performance in neural interfaces. By examining key design parameters including the signal-to-noise ratio, bandwidth,
filter type/order, data converter resolution and sampling rate, their sensitivity to spike sorting accuracy is assessed. This is applied to commonly used spike sorting methods such as template matching, 2nd derivative-features, and principle component analysis. The results reveal a near optimum set of parameters to increase performance given the hardware-constraints. Finally, the relative costs of these design parameters on resource efficiency (silicon area and power requirements) are quantified through reviewing the state-of-the-art.
front-end design (pre-amplifier, filter and converter) on spike sorting performance in neural interfaces. By examining key design parameters including the signal-to-noise ratio, bandwidth,
filter type/order, data converter resolution and sampling rate, their sensitivity to spike sorting accuracy is assessed. This is applied to commonly used spike sorting methods such as template matching, 2nd derivative-features, and principle component analysis. The results reveal a near optimum set of parameters to increase performance given the hardware-constraints. Finally, the relative costs of these design parameters on resource efficiency (silicon area and power requirements) are quantified through reviewing the state-of-the-art.
Date Issued
2013-05-23
Citation
2013
Copyright Statement
© 2013 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
Description
09.04.13 KB. Accepted version ok to add to spiral. IEEE policy
Identifier
http://hdl.handle.net/10044/1/10971
Source
IEEE International Symposium on Circuits and Systems (ISCAS)
Source Place
Beijing, China
Publication Status
Accepted
Start Date
2013-05-19
Finish Date
2013-05-23
Coverage Spatial
Beijing, China