Towards Next Generation Neural Interfaces: Optimizing Power, Bandwidth and Data Quality
File(s)5089.pdf (553.87 KB)
Accepted version
Author(s)
Eftekhar, A
Paraskevopoulou, S
Constandinou, TG
Type
Conference Paper
Abstract
In this paper, we review the state-of-the-art in neural interface recording architectures. Through this we identify schemes which show the trade-off between data information quality (lossiness), computation (i.e. power and area requirements) and the number of channels. These trade-offs are then extended by considering the front-end amplifier bandwidth to also be a variable. We therefore explore the possibility of band-limiting the spectral content of recorded neural signals (to save power) and investigate the effect this has on subsequent processing (spike detection accuracy). We identify the spike detection method most robust to such signals, optimize the threshold levels and modify this to exploit such a strategy.
Version
Accepted version
Date Issued
2010
Citation
2010, pp.122-125
Publisher
IEEE
Source Title
IEEE Biomedical Circuits and Systems (BioCAS) Conference
Start Page
122
End Page
125
Copyright Statement
Copyright © 2010 IEEE. This material is posted here with permission of the IEEE. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be
obtained from the IEEE by writing to pubs-permissions@ieee.org.
obtained from the IEEE by writing to pubs-permissions@ieee.org.
Source
IEEE Biomedical Circuits and Systems (BioCAS) Conference
Source Place
Paphos, Cyprus
Subjects
Neurotechnology
Neural Interface
Neuroprosthetics
CMOS
Publication Status
Published
Start Date
2010-11-03
Finish Date
2010-11-05
Coverage Spatial
Paphos, Cyprus