

SiGe virtual substrate HMOS transistor for analogue applications

K. Michelakis, S. Despotopoulos, V. Gaspari, A. Vilches,
K. Fobelets, C. Papavassiliou, C. Toumazou, J. Zhang⁺

Imperial College of Science Technology and Medicine
Department of Electrical and Electronic Engineering

⁺Department of Physics & Centre for Electronic Materials and Devices

Corresponding author: K. Michelakis. Postal address: Imperial College of Science Technology and Medicine, Department of Electrical and Electronic Engineering, Exhibition Road, London SW7 2BT, United Kingdom, Tel: +44 20 75946291, Fax: +44 20 75814419, E-mail: k.michelakis@ic.ac.uk.

ABSTRACT

Silicon-Germanium Heterojunction Metal-Oxide-Semiconductor Field-Effect-Transistors (SiGe HMOSFETs) have been successfully fabricated on Si substrate. The semiconductor heterostructure, which was grown by gas-source molecular beam epitaxy (GS-MBE), was initiated by the deposition of a $\text{Si}_{0.7}\text{Ge}_{0.3}$ “virtual substrate”. The n-type transistors were fabricated using a standard MOS process. The channel is a thin, undoped layer of strained Si and is buried below an arsenic-doped $\text{Si}_{0.7}\text{Ge}_{0.3}$ layer, which provides the carriers. The devices exhibited excellent current-voltage characteristics in terms of transconductance and drain current, with no breakdown or leakage. A level-1 model was extracted, for use in circuit design. The results suggest that the realisation of buried-channel SiGe n-HMOSFETs is feasible in MOS processes. These devices are of particular importance in analogue applications.

KEYWORDS

Si-Ge alloys, band structure, semiconductor epitaxial layers, MOSFETs, analogue electronics

INTRODUCTION

The Si/SiGe heterojunctions became popular during the 1990s, when Ge was introduced, to realise heterojunctions in the silicon base of bipolar transistors (HBTs). This offered the advantages of higher f_T (50 GHz) and lower base resistance, resulting in lower transmit noise and higher receiver sensitivity (several emerging applications use carrier frequencies up to 5 GHz, requiring transistor f_T of 50 GHz) [1]. But with CMOS remaining the dominant technology, the Si MOSFET is being continuously scaled down and fundamental limits are being reached. It is therefore wise to investigate new technologies. In the International Technology Roadmap for Semiconductors [2], non-classical CMOS and band-engineered transistors are tabulated under the “near future” timing, referring to structures with SiGe or strained-Si channels on bulk Si or SOI (silicon on insulator) substrates. In addition to the processing compatibility with CMOS, SiGe HMOS transistors have much more to offer: First, higher drive current and speed, which arise from the strained channels. Then, it is mobility enhancement, especially in p-channel devices [3], which promises a truly complementary process and is of particular importance to digital circuits. Low noise operation is achievable, due to the buried channels that can be realized. And last, but not least, SiGe HMOS transistors have a huge potential in the fields of RF analogue electronics and micropower applications. The research has benefited a lot from the advances in SiGe heterojunction FETs (HFETs) [4], where n-channel devices have figures of merit comparable to similar geometry GaAs transistors. It is emphasised here, that these devices too have buried channels (but not a gate oxide). Reported experimental Si/SiGe n-channel HMOS data are limited [5] and the trend is towards surface channel devices and not buried channel. Furthermore, the performance remains below the theoretical predictions [6].

EXPERIMENTAL DETAILS

All epilayer growth (figure 1) was carried out by GS-MBE, using fluxes of disilane (Si_2H_6) and germane (GeH_4) at 550 °C. The pressure during growth was maintained in the range of $10^{-5} - 10^{-4}$ T. The start material was a high-resistivity p-type B-doped Si substrate. First, a graded-composition SiGe layer was deposited, followed by a relaxed p-type $\text{Si}_{0.7}\text{Ge}_{0.3}$ virtual substrate. The top 100 nm of the virtual substrate were B-doped at a lower level, to minimise the inverted substrate charge. The nominally 8 nm thick strained-Si channel was then grown, free of any intentional dopants. An arsenic-doped ($1 \times 10^{18} \text{ cm}^{-3}$), 10 nm thick $\text{Si}_{0.7}\text{Ge}_{0.3}$ donor layer then followed. This layer engineers the band gap discontinuity and donates the electron carriers to the resulting channel, within the strained-silicon layer. Finally, a 10 nm undoped silicon layer was grown on top of the structure. This is consumed during transistor fabrication, to form the gate oxide, as in conventional MOSFETs.

The fabrication of the transistors was performed as follows: Initially, electrical isolation of the individual devices from within the epitaxial layers was required (MESA isolation). This was done by chemically removing the active epitaxial material around the transistors to a depth of 300 nm (down to the virtual buffer layer). MESA isolation of active devices is common practice in doped epitaxial structures. Then, a standard Si MOS process was carried out with reduced thermal loads, where possible, in order to maintain the strain and reduce Ge diffusion in the device channel. MOS device isolation, in particular, consisted of 300 nm low-temperature oxide (LTO), deposited at 400 °C, in which, active areas were defined by patterning and etching, using a BHF solution. Dry thermal oxidation at 800 °C for 60 min was used to grow the gate oxide (resulted thickness 6 nm). 300 nm of amorphous Si were

deposited and implanted with As ($1 \times 10^{15} \text{ cm}^{-2}$, 40 keV). Rapid thermal annealing (RTA) was performed at 800 °C for 30 sec in order to activate the resulting poly Si for gate definition, which was carried out using electron beam lithography. Dry etching the poly produced gate lengths down to 300 nm and was followed by self-aligned source and drain implants using As ($5 \times 10^{15} \text{ cm}^{-2}$, 40 keV). A 30 sec RTA at 825 °C was used for implant activation. The interlayer dielectric (ILD) consisted of 100 nm LTO (400 °C), followed by 200 nm of BPSG. Contact vias were then dry etched through the ILD. The metalization system consisted of sputtered Al (1% Si) with a Ti barrier layer. A microscope image of a device intended for RF on-wafer measurements is shown in figure 2.

MEASUREMENTS AND DISCUSSION

After fabrication, a number of transistors with different geometries were available on-wafer for characterisation. The shortest gate length was 300 nm, with a gate width of 100 microns. Typical DC characterisation results from these devices appear in figures 3, 4 and 5. The current-voltage characteristics are shown in figure 3 (solid curves). The transistor turns properly off for gate voltages below 0.4 V and shows no breakdown for drain voltages up to 1.5V. A standard level-1 NMOS PSPICE model was extracted, for use in circuit design. The modelled DC I-V characteristics are shown as dots in figure 3. The fit was accomplished by optimising the simulated data (in Microwave Office CAD software) versus the measured DC data. The extracted parameters are listed in the insert, in standard level-1 notation and units. This model can adequately cater for the DC performance of analogue circuits, but further work is underway for the implementation of a more appropriate tool, which takes into account the full nature of a buried-channel heterojunction MOSFET.

The measured current transfer characteristics at saturation are presented in figure 4. The maximum transconductance is 200 mS/mm and the corresponding drain current is in excess of 220 mA/mm, reaching up to 380 mA/mm at high overdrive. The wide maximum, which occurs with respect to V_{GS} , can be attributed to the presence of mobile carriers in both the channel and the donor layer. This is of particular importance for analogue circuit design, since part of the transistor power can be intentionally traded-off with linearity, by proper structure engineering. Figure 5 shows the I_{DS} versus V_{GS} characteristics, which are of importance for micropower applications. The device exhibits an off-state current of 30 nA and a sub-threshold slope of 200 mV/decade. The V_{DS} was 0.1 V.

The RF performance of the 0.5-micron gate-long devices of figure 2, was measured on-wafer, using a HP 8753D network analyser. From these measurements, a non de-embedded cut-off frequency of 550 MHz was extracted. This relatively poor RF performance could be partly attributed to crystal defects, which may have degraded the quality of the strained material. Although no independent characterisation (i.e. TEM) is available to verify this claim, such defects are known to pose a problem and can be reduced with further optimisation of the epitaxial growth [7]. Nonetheless, combined low- V_{DS} I-V and C-V measurements on long-gate FETs, yielded a drift channel mobility of 20 cm²/Vsec, at room temperature, indicating that the material quality could, indeed, be an issue.

CONCLUSION

Buried-channel SiGe n-HMOSFETs have a huge potential for modern RF analogue circuit design. They are superior to their conventional Si counterparts, in terms of the usual trade-offs between power, speed, linearity and noise. The results of this work

show that their incorporation in CMOS processes is feasible and that, surface-channel devices are not the only way forward.

ACKNOWLEDGEMENTS

The authors would like to thank EPSRC for financially supporting the SiGe HMOS project. Devices fabricated at the EPSRC Fabrication Facility (University of Southampton).

REFERENCES

- [1] J. Sevenhans, F. Op't Eynde and P. Reusens, IEEE Transactions on Microwave Theory and Techniques 50(1) (2002) 235.
- [2] International Sematech. International Technology Roadmap for Semiconductors 2001 Edition. (Semiconductor Industry Association, 2001).
- [3] M.J. Prest et al., Materials Science and Engineering B 89 (2002) 444.
- [4] M. Zeuner, A. Fox, T. Hackbarth, D. Behammer and U. Koenig, 60th Device Research Conference Digest (2002) 53.
- [5] K. Rim, Solid-State Circuits Conference, 2001. Digest of Technical Papers (ISSCC, IEEE International, 2001) 116.
- [6] A.G. O'Neill and D.A. Antoniadis, IEEE Trans. Electron Devices 43 (1996) 911.
- [7] S.H. Olsen, A.G. O'Neill, D.J. Norris, A.G. Cullis, N.J. Woods, J. Zhang, K. Fobelets and H.A. Kemhadjian, Semicond. Sci. Technol. 17 (2002) 655.

FIGURE CAPTIONS

Figure 1. The SiGe HMOS layer structure. All shown parameters are nominal.

Figure 2. Optical microscope image of a transistor intended for high-frequency on-wafer characterisation. The distance between adjacent contact pads is 100 microns.

Figure 3. Typical current-voltage characteristics (solid curves) of a transistor with gate length of 0.3 microns and width of 100 microns. The V_{GS} values are shown next to the corresponding curves. The extracted level-1 model (see insert) is represented by the dots.

Figure 4. The transfer characteristics of the device of figure 3 (at saturation).

Figure 5. Sub-threshold characteristics at $V_{DS}=0.1$ V. The sub-threshold slope is 200 mV/decade.

Figure 1.

10 nm	Si	cap layer
	(undoped)	
10 nm	Si _{0.7} Ge _{0.3}	donor layer
	n = 1x10 ¹⁸ cm ⁻³	
5 nm	Si _{0.7} Ge _{0.3}	spacer layer
	(undoped)	
8 nm	Si <u>Channel</u>	(strained)
	(undoped)	
100 nm	Si _{0.7} Ge _{0.3}	spacer layer
	(undoped)	
100 nm	Si _{0.7} Ge _{0.3}	
	p = 5x10 ¹⁶ cm ⁻³	
1 μm	Si _{0.7} Ge _{0.3} <u>Virtual Substrate</u>	
	p = 5x10 ¹⁷ cm ⁻³	
1 μm	Si _{1-x} Ge _x x = 0 –32 %	
	p = 5x10 ¹⁷ cm ⁻³	
p-type Si substrate		

Figure 2.




Figure 3.




Figure 4.




Figure 5.

