

# A 3 kW 3.39 MHz DC/DC Inductive Power Transfer System with Power Combining Converters

Ioannis Nikiforidis<sup>\*†‡</sup>, Christopher H. Kwan<sup>†</sup>, David C. Yates<sup>†</sup>, Konstantinos Bampouras<sup>†</sup>,  
James Gawith<sup>†</sup>, Nunzio Pucci<sup>\*</sup> and Paul D. Mitcheson<sup>\*†</sup>

<sup>\*</sup>Department of Electrical and Electronic Engineering, Imperial College London, London, UK

<sup>†</sup>Bumblebee Power Ltd., London, UK

<sup>‡</sup>i.nikiforidis@imperial.ac.uk

**Abstract**—A 3.39 MHz, 2 kW nominal power DC/DC inductive power transfer systems has been developed and tested experimentally. It achieves 95% peak efficiency at 3 kW output, with a novel parallel push-pull Class E inverter using 650 V, 60 A GaN devices and a full bridge Class DE rectifier with 1.2 kV, 20 A SiC Schottky diodes. The entire system design procedure of the magnetic link and the converters is provided in detail. Such high frequency wireless power transfer systems are targeted towards high power applications with low coupling, where requirements for lightweight and compact receiver sides are crucial.

**Index Terms**—inductive power transfer, resonant converters, soft-switching, wide-bandgap devices


## I. INTRODUCTION

The inverter topology with the highest power capability is the Class D full-bridge [1]. High power IPT applications at switching frequencies in the order of 10's of kHz have been demonstrated using silicon MOSFET [2] and IGBT [3] in the literature. However, at MHz switching frequencies the effect of the parasitic inductances of the printed circuit board (PCB) layout combined with the increase in switching losses and severity of electro-magnetic interference (EMI) issues because of the hard switching [4], make this kind of inverters impractical for high frequency (HF) inductive power transfer (IPT) applications.

Even though Class E type inverters are capable of operating efficiently at higher frequencies, the upper limit is set by the output capacitance of the device [5]. For this reason, granted that Si power MOSFET and IGBT modules can handle high currents and voltages, their large  $C_{oss}$ , combined with the high gate charge requirements and large parasitic inductances because of their typical packages [6], makes these power transistor technologies unsuitable at MHz frequencies.

GaN devices combined with Class E inverters overcome all of the above mentioned issues, with low input and output parasitic capacitances and compact dies that can fit in low inductance packages [7], [8]. The power capability of Class E type inverters is bound by the high drain voltage requirements,

This work was supported in part by the Office for Zero Emission Vehicles (OZEV) in partnership with Innovate UK, project number 10006065 titled "High Frequency Wireless Charging for ZEV", in part by Bumblebee Power Ltd. in part by EPSRC Quietening ultralow-loss SiC & GaN waveforms, under Grant EP/R029504/1, and in part by the Department of Electrical and Electronic Engineering, Imperial College, London.



(a) Primary coil (b) Secondary coil (c) Link distance


Fig. 1: Photos of the primary and secondary coils used in the high power IPT DC/DC system example. Both coils are square planar made of copper tube. The outer dimension of the 3-turn Tx coil is 43 cm, with 6 cm distance between turns and 8 mm tube diameter. The outer length of the 2-turn Rx coil is 37 cm, the distance between turns is 1 cm, and the tube diameter is 10 mm.

which can be much higher than the DC supply [9]. GaN transistors typically have a maximum drain voltage of 650 V [10], which is a major limiting factor for high power Class E inverters, and reduces efficiency because of the inevitable requirement of using designs with high currents and low voltages.


SiC technology offers higher breakdown voltages than GaN, with commercial devices going as high as 1.7 kV [11], and can withstand higher operating temperatures. A comparison of two Class  $\Phi_2$  2 kW IPT inverters was conducted at 6.78 MHz in [12], one being a single ended design with a custom 1.2 kV SiC for reduced parasitics, and the other a push-pull with GaN. The inverter with the GaN still had higher operating efficiency, despite having twice the amount of components and omitting the gate losses in both examples.

## II. INDUCTIVE LINK MEASUREMENTS

The design process begins with the coil impedance measurements, using the E4990A impedance analyser from Keysight, with the coils connected to their respective PCBs. Photos of the transmitter (Tx) and receiver (Rx) coils are shown in Fig. 1, with details about their dimensions in the description. The Tx coil has 3 turns for high inductance, and a large gap between turns to keep the self resonance frequency (SRF) high. The secondary coil has two turns, which enables lower gap between turns, while keeping the inductance low enough to be able to



(a) Primary coil



(b) Secondary coil

Fig. 2: Impedance analyser measurements of the coils in Fig. 1. In purple are the inductance and in green are the resistance measurements. The first three frequency marks correspond to the first three harmonics of the IPT system and the fourth mark is at the resonance frequency of the respective coil.

absorb the capacitive reactance of the rectifier. Screenshots of the results of the impedance measurements for the two coils are shown in Fig. 2, based on which we determine the inductances and quality ( $Q$ ) factors used in the design procedure of the converters.

The measured inductance values agree with the analytic low frequency approximations from [13], where  $L_{s1} = 4.11 \mu\text{H}$  (Tx coil inductance) and  $L_{s2} = 3.44 \mu\text{H}$  (Rx coil inductance). Another noteworthy observation from Fig. 2 is that the SRF of both coils is well above the operating frequency (around 20 MHz), which makes them well suited for the application.

The next step involves the determination of the distance between the two coils and accurately measurements of the coupling factor. For an IPT system design with high link efficiency it is important that the combination of coil distance and AC equivalent secondary load result in high enough reflected resistance to the primary at the switching frequency [14]. We performed three kinds of coupling factor measurements: impedance measurements from the primary with a resonant secondary AC load [15], open-short measurements, and coupling estimation with a frequency sweep, as explained in [14], [16]. For the case of the resonant secondary coupling measurement method, we used two different values of resistance.

A photo of the final coil configuration is shown in Fig. 1c, where the distance is 11 cm and the reflected resistance at the switching frequency is around  $8 \Omega$  with a  $42 \Omega$  AC secondary load. These measurements correspond to a coupling factor in the range of 20% to 30% which is too low to be estimated accurately with the open-short method and too high for the AC resonant load method [15], leaving the frequency sweep method [14], [16] as the preferred estimation approach.




Fig. 3: Frequency sweep measurement results for the IPT link in Fig. 1c. In the first two columns the waveforms are in blue and the envelopes of the waveforms are in orange. The curves in the last two columns are derived using the envelope data of the first two. The final values of the coupling factor and transformer ratio are derived from the flat part of the respective curves.

The results of the frequency sweep measurements for coupling factor estimation are shown in Fig. 3. The signal source is the 50 MHz Aim-TTi function generator and the voltage measurements across the coils are performed using the optical probes from Tektronix, to minimise the capacitive loading on the coils, although this measurement method inherently absorbs the effect of the coil capacitance. The range of the frequency sweep is from 100 kHz to the resonant frequency of the coils. The voltage measurements are performed by stimulating first the primary and then the secondary, while measuring both sides of the IPT link. The coupling factor  $k$  and the transformer ratio  $n$  are given by

$$k = \sqrt{\frac{V_{L_{s1}}^{\text{out}} V_{L_{s2}}^{\text{out}}}{V_{L_{s1}}^{\text{in}} V_{L_{s2}}^{\text{in}}}}, \quad (1)$$

$$n \equiv \sqrt{\frac{L_{s2}}{L_{s1}}} = \sqrt{\frac{V_{L_{s2}}^{\text{in}} V_{L_{s1}}^{\text{out}}}{V_{L_{s1}}^{\text{in}} V_{L_{s2}}^{\text{out}}}}. \quad (2)$$

The transformer ratio value matches the individual impedance measurements of the two coils, which is a confirmation of valid results. The exact estimation value of the coupling factor using the frequency sweep method is 24.5%. The open-short method gave an underestimation of the coupling factor, and the two measurements with the resonant Rx loads gave an overestimation, with significant deviation between the two instances, which is an indicator of unreliable estimations for these two measurement methods in our example.

### III. FULL-BRIDGE CLASS DE RECTIFIER DESIGN

Once the IPT link has been established and well characterised we then design the HF rectifier. We choose the current driven Class DE rectifier topology, for the high power capability, resonant operation with soft switching, absorption of the non-linearities of the diode capacitances, and lack of inductors [1], [17]–[19]. Also, the current driven topologies are in general preferred for IPT applications, since they are series tuned and changes in the equivalent AC load of the rectifier




Fig. 4: Circuit diagrams of the full-wave current driven Class DE rectifier for IPT applications.





Fig. 5: Voltage and current on the diodes of the current driven full-bridge Class DE at example 8 kW operation. The dashed line represents the ideal diode waveforms and the solid line is for the waveforms of the C4D20120H SiC Schottky diode. The ringing is caused by the resonance of stray inductance of the TO-247-2 package with the parasitic capacitance of the diode.

do not affect the equivalent reactance [20]. The objectives are 8 kW peak power using the C4D20120H SiC Schottky diodes with a full-bridge configuration equivalent to a 40  $\Omega$  AC load.

The component values are determined by the design process of half-bridge version with half the equivalent AC resistance and 30% duty cycle, in order to remain within the voltage and current limits of the diodes. The full-bridge equivalent version has the same shunt capacitances but half the DC load of the half-bridge. The voltage and current waveforms for both versions are the same, as long as the the DC load is transformed accordingly. The full-bridge Class DE rectifier circuit diagram is shown in Fig. 4. Then we replace the ideal diodes in the simulation with the real diode model, and reduce the value of the shunt capacitors until the current and voltage waveforms match, as displayed in Fig. 5. In our example it is 70% of the ideal case, and it practically does not affect the equivalent reactance of the rectifier, since the Class DE topology inherently absorbs the non-linearities of the parasitic capacitance of the diodes.

The top and bottom view of the rectifier PCB are shown in Fig. 6. The exact values of the NP0 shunt capacitors and the DC resistance are measured, and the ideal components in the LTspice simulation are replaced accordingly. The first order equivalent input impedance of a resonant current driven rectifier is a capacitance  $C_r$  in series with a resistance  $R_r$ . The exact value of the equivalent impedance of the rectifier is calculated by driving it with an AC input current source at the nominal amplitude and deriving the first harmonic of the voltage across it. Then, the series resonant capacitor can be



(a) Top view (b) Bottom view

Fig. 6: PCB of the full bridge current driven Class DE circuit. The parallel impedance transformation capacitor is left unpopulated in the experimental setup.

computed using the relation

$$C_{s2} = \frac{C_r}{\omega_S^2 L_{s2} C_r - 1}. \quad (3)$$

Once the Rx side is fully defined, the next objective is to calculate the reflected resistance to the primary, while minimising the reflected reactance. A close initial approximation of the amplitude of the primary coil current is given by

$$I_{L_{s1}} = \frac{I_{L_{s2}} (R_{s2} + R_r)}{\omega_S k \sqrt{L_{s1} L_{s2}}}, \quad (4)$$

where  $I_{L_{s1/2}}$  is the peak current on the corresponding coil,  $R_{s2}$  is the intrinsic resistance of the Rx coil, and  $\omega_S$  is the Tx angular switching frequency.

Then, we simulate the complete secondary coupled to the Tx coil, driven by the current from (4). If needed, we fine tune the primary current amplitude to achieve the required output power, and the series secondary capacitance to minimise the reflected reactance to the primary. Specifically, in our example the primary current was increased by 3% and the secondary resonant capacitor was increased by 2%. Now, the value of the reflected resistance can be approximated by the real part of the first harmonic of the voltage across the Tx coil divided by the primary current.

#### IV. PARALLEL PUSH-PULL CLASS E INVERTER DESIGN

Now that the objectives for the primary driver are determined, we proceed with the design of the inverter. We introduce the parallel push-pull Class E inverter topology, because the lack of  $\phi$ -branch provides superior efficiency at high power over the Class EF topology, with 50% duty cycle for maximum power capability [21] and 7 kW nominal power output. The design procedure is based on the method proposed in [22], adjusted to the simpler Class E configuration, combined with the impedance transformation required for the parallel push-pull (PP) connection.

A visual example of such parallel push-pull configuration based on two Class E inverters (but can be any kind of resonant topology) driving a single Tx coil is shown in Fig. 7. There are four discrete points of connection in this topology: A, B, C, and GND. The common power supply is connected between points A and GND, and the primary coil is connected between




Fig. 7: Parallel connection of two push-pull Class E inverters on a common loaded primary coil, supplied by a common voltage source, to form a parallel push-pull configuration.




Fig. 8: PCBs comprising the parallel push-pull Class E inverter. The boards are capable of providing both Class E and Class EF configurations. The daughter board is connected to the bottom of the mother board under the cutout.

points B and C. The input of each PP inverter is connected to point A and the outputs are connected to B and C. It is important that each of the points B and C is only connected to the same phase branch of the PP part. As already known, the PP topology has twice the power output of the equivalent single-ended (SE) one. In turn, the parallel PP topology of Fig. 7 has twice the power capability of a single PP stage, i.e. quadruple the power of a SE inverter. Of course, this kind of configuration is not limited to only to PP stages as shown in Figure 7.

The design method for a parallel push-pull topology is similar to the simple PP case, with some key modifications. For a given primary coil loaded impedance  $\bar{Z}_{sL}$  and output power  $P_o$  of each SE stage, the corresponding PP configuration has  $2\bar{Z}_{sL}$  loaded primary coil impedance and  $2P_o$  total output power. In turn, a parallel PP configuration of  $N$  stages using the above SE design has a loaded output impedance of  $2\bar{Z}_{sL}/N$  and total output power  $2NP_o$ . The rest of the inverter components, including the input voltage remain unchanged from the SE stage. An interesting observation for the special case when  $N = 2$ , as in Fig. 7, is that both for the discrete SE inverters as well as for the whole parallel PP system, the output impedance is equal, which simplifies the design process, as well as the dynamic analysis of the inverter behaviour under varying load.

The PCB's of the inverter are shown in Fig. 8. It consists of two individual boards: an insulated metal substrate (IMS)




Fig. 9: Waveforms of the transistor drain voltage and current (left), currents through the coils (middle), and output load power (right). The Rx coil has distortion from the third harmonic, which is an artifact of the Class DE rectification.

TABLE I: Component values of the high power IPT system

Parameter	Value	Unit
$V_{in}^{max}$	180	V
$L_{rfc}$	100	$\mu\text{H}$
$f_s$	3.39	MHz
$D$	48.5	%
$R_g$	0	$\Omega$
$G$	UCC27512	—
$V_{dd}$	6	V
$Q$	GS66516B	—
$C_p$	678	pF
$C_{s1}$	611	pF
$L_{s1}$	4.17	$\mu\text{H}$
$k$	24.5	%
$L_{s2}$	3.14	$\mu\text{H}$
$C_{s2}$	1.916	nF
$D$	C4D20120H	—
$C_r$	236	pF
$C_o$	2.24	$\mu\text{F}$
$R_L$	114	$\Omega$

daughter PCB with the Ventec VT-4B7 SP material containing the switching network for improved thermal performance, and a FR4 motherboard with the rest of the components. The transistors are the GS66516B from GaN Systems and the gate drivers are the UCC27512 from TI. Some indicative waveforms from the simulation of the full IPT system at nominal power are given in Fig. 9.

## V. EXPERIMENTAL RESULTS

Both the inverter and the rectifier use 7.2 kV 3838 NPO ceramic capacitor from Kyocera AVX for resonance with the coils, and the shunt capacitors are 2 kV 2225 NPO from TDK. The input chokes are the AGP4233-333ME from Coilcraft, and the output stabilising capacitors of the rectifier are 1.5 kV X7R ceramics. The input stabilising capacitors comprise of a combination of electrolytic and ceramic, both X7R and NPO. The signal generating circuit is the same as the one used in the experimental examples in [22]. The exact measured component values are given in Table I and a photo of the complete IPT system is shown in Fig. 10.

The waveforms of the experimental setup in Fig. 10 are given in Fig. 11. The gate signals are measured with 50  $\Omega$  coaxial cables, the secondary coil current is measured with the Pearson 6585 current monitor, the primary coil current is measured with the N7041A Rogowski probe from Keysight,





Fig. 10: Photo of the complete high power IPT experimental setup.

the drain voltage is measured with the TVIH08 isolated probe and WSQPIN1000X tip from Tektronix, the voltage across the diode is measured with the N2891A differential probe from Keysight, the output voltage is measured with a high voltage passive PMK probe, and the output current is measured with the N2893A current clamp from Keysight.


The rectifier measurements match the simulations, but the inverter is reverse conducting more than expected, due to the large, non-predictable parasitic capacitance of the IMS board. At 69 V input voltage the inverter is soft switching with both zero voltage switching (ZVS) and zero voltage derivative switching (ZVDS), and the output power is 916 W. At 102 V input voltage the inverter is reverse conducting and the load is consuming over 2 kW power at over 91 % DC/DC efficiency. The highest output power achieved was around 3 kW at 95 % efficiency. Throughout the testing of the system the devices remained below 40 °C and the coils were around 30 °C at maximum power.

Several issues that limited the performance of the system had to be addressed. First, the 1.5 kV X7R capacitors at the output are not suitable for such application, since their temperature was increasing unexpectedly high. The reason lies in the voltage dependent behaviour of their capacitance as well as the lower SRF compared to NPO. This problem was easily resolved by adding extra NPO ceramic capacitors to the output. Next, the metal substrate of the IMS board should not be left floated, but instead should be connected to ground. This intervention would make the parasitic capacitance of the IMS board more controllable and provide a return path through an uninterrupted plane to the signals. The cross-talk noise on the gate signal, which is caused by the supply of the gate and the drain node current, was significantly decreased by grounding the metal substrate.

In addition, the mother board has unnecessarily large traces, which introduce parasitic inductances. Also, the transistors should be connected in a star configuration with a common solid ground plane, to minimise interference from the return path of the drain node. Finally, the gate signal traces should be shielded and kept as short as possible, to minimise coupling with the strong fields present on the power board.



(a)  $V_{in} = 69$  V



(b)  $V_{in} = 102$  V

Fig. 11: Measured waveforms of the IPT system in Figure 10 at two supply voltage values. The gate signal to one of the two pairs of gate drivers is yellow, the Rx coil current is red, the Tx coil current is green, the drain voltage is orange, the voltage across one of the diodes is blue. The first two measurements are the duty cycles of the gate signals, the third measurement is the RMS value of the Rx coil, "Meas 6", is the peak of the drain voltage, "Meas 10" is the peak of the voltage across the diode, "Meas 8" and "Meas 9" are the DC output current and voltage, respectively, "Meas 11" is the output power, and "Meas 12" is the DC load. The ripple of the  $L_{s1}$  current is noise from the Rogowski probe.

## VI. SUMMARY

HF operation in IPT systems reduces the weight and size of the magnetic link, which in turn reduces cost, and increases the potential transfer distance. This paper showcases the advantages of using a HF IPT system where improved tolerance to misalignment, lightweight potential and lower cost can encourage its uptake in high power applications. The hierarchy of the design process is provided in detail, starting from defining and measuring the IPT link, then tuning a suitable rectifier and finally choosing a corresponding inverter. A novel inverter configuration is proposed to increase the power output of traditional Class E type topologies within the drain voltage limitations of GaN transistors. The experimental demo using a parallel PP Class E inverter achieved 95 % peak efficiency at 3 kW output, operating at 3.39 MHz. Several practical issues that require attention have been mentioned regarding the optimal operation of the experimental setup.

## REFERENCES

- [1] M. K. Kazimierzczuk and D. Czarkowski, *Resonant power converters*. John Wiley & Sons, 2012.
- [2] LiYong, MaiRuikun, LuLiwen, and HeZhengyou, "A novel ipt system based on dual coupled primary tracks for high power applications," *Journal of Power Electronics*, vol. 16, no. 1, pp. 111–120, 01 2016.
- [3] J. H. Kim, B.-S. Lee, J.-H. Lee, S.-H. Lee, C.-B. Park, S.-M. Jung, S.-G. Lee, K.-P. Yi, and J. Baek, "Development of 1-mw inductive power transfer system for a high-speed train," *IEEE Transactions on Industrial Electronics*, vol. 62, no. 10, pp. 6242–6250, 2015.
- [4] C. P. Basso, *Switch-mode power supplies*. McGraw-Hill Education, 2014.
- [5] M. K. Kazimierzczuk, *RF power amplifiers*. John Wiley & Sons, 2014.
- [6] M. N. Undeland, W. P. Robbins, and N. Mohan, "Power electronics," in *Converters, Applications, and Design*. John Wiley & Sons, 1995.
- [7] M. Meneghini and E. Zanoni, *Gallium Nitride-enabled High Frequency and High Efficiency Power Conversion*. Springer, 2018.
- [8] A. Lidow, *GaN Power Devices and Applications*. Efficient Power Conversion Corporation, 2021. [Online]. Available: <https://books.google.co.uk/books?id=PfmNzgEACAAJ>
- [9] S. Aldhaher, D. C. Yates, and P. D. Mitcheson, "Modeling and analysis of class ef and class e/f inverters with series-tuned resonant networks," *IEEE Transactions on Power Electronics*, vol. 31, no. 5, pp. 3415–3430, 2016.
- [10] *GS66504B Bottom-side cooled 650 V E-mode GaN transistor Preliminary Datasheet*, GaN Systems Inc., 2020.
- [11] *C2M0045170D Silicon Carbide Power MOSFET C2MTM MOSFET Technology N-Channel Enhancement Mode*, Wolfspeed, Inc., 2022.
- [12] J. Choi, D. Tsukiyama, and J. Rivas, "Comparison of sic and egan devices in a 6.78 mhz 2.2 kw resonant inverter for wireless power transfer," in *2016 IEEE Energy Conversion Congress and Exposition (ECCE)*, 2016, pp. 1–6.
- [13] F. Terman, "Radio engineers' handbook mcgraw-hill book company," *New York and London*, 1943.
- [14] K. Van Schuylenbergh and R. Puers, *Inductive powering: basic theory and application to biomedical systems*. Springer Science & Business Media, 2009.
- [15] J. M. Arteaga Saenz, "Design of high frequency inductive power transfer systems for integration into applications," Ph.D. dissertation, Imperial College London, 2019.
- [16] A. Marinescu and I. Dumbravă, "Using vna for ipt coupling factor measurement," in *2016 IEEE International Power Electronics and Motion Control Conference (PEMC)*, 2016, pp. 1026–1030.
- [17] D. C. Hamill, "Class de inverters and rectifiers for dc-dc conversion," in *PESC Record. 27th Annual IEEE Power Electronics Specialists Conference*, vol. 1. IEEE, 1996, pp. 854–860.
- [18] C. Ekkaravarodome and K. Jirasereamornkul, "Analysis and implementation of a half bridge class-de rectifier for front-end zvs push-pull resonant converters," *Journal of Power Electronics*, vol. 13, no. 4, pp. 626–635, 2013.
- [19] M. Madsen, A. Knott, and M. A. Andersen, "Low power very high frequency switch-mode power supply with 50 v input and 5 v output," *IEEE Transactions on Power Electronics*, vol. 29, no. 12, pp. 6569–6580, 2014.
- [20] G. Kkelis, "Rectifier design for optimisation of multi-mhz inductive power transfer systems," Ph.D. dissertation, Imperial College London, 2017.
- [21] F. Raab, "Idealized operation of the class e tuned power amplifier," *IEEE Transactions on Circuits and Systems*, vol. 24, no. 12, pp. 725–735, 1977.
- [22] I. Nikiforidis, J. M. Arteaga, C. H. Kwan, N. Pucci, D. C. Yates, and P. D. Mitcheson, "Generalized multistage modeling and tuning algorithm for class ef and class  $\phi$  inverters to eliminate iterative retuning," *IEEE Transactions on Power Electronics*, vol. 37, no. 10, pp. 12 877–12 900, 2022.